
Seat No.: _____ Enrolment No.____

GUJARAT TECHNOLOGICAL UNIVERSITY

		BE - SEMESTER- III (New) EXAMINATION – WINTER 2019		
Subject Code: 2131004 Date: 3/12			2019	
Sub	ject	Name: Digital Electronics		
Time: 02:30 PM TO 05:00 PM Total Man			:ks: 70	
Instr	uction	ns:		
		Attempt all questions.		
		Make suitable assumptions wherever necessary.		
	3.	Figures to the right indicate full marks.	MARKS	
Q.1	(a)	Answer the following Questions:	03	
V.1	(4)	1. Find 2's Complement Representation of (-52) ₁₀ .	00	
		2. Convert the binary number (1101110.0110) ₂ to decimal.		
		3. For a given logic circuit, if A=B=1, and C=D=0. Find output Y.		
		A		
		BOUTPUT Y		
		c —		
		D D		
	(b)	Minimize the following Boolean expression using Karnaugh Map	04	
	(~)	(K-MAP) and Draw the draw the simplified logic circuit diagram.	.	
		$Y = \sum m(0,1,5,9,13,14,15) + d(3,4,7,10,11)$		
	(c)	Explain full subtractor and construct full subtractor using half	07	
	(-)	subtractors.		
Q.2	(a)	Define Following Terms.	03	
Q.2	(a)	1. Nibble 2. Negative Logic 3. Even Parity	03	
	(b)	Implement 16 X 1 multiplexer using 2 X 1 multiplexer.	04	
	(c)	With a neat block the gram explain the function of encoder. Explain	07	
	(-)	priority encoder?		
		OR		
	(c)	Design a combinational logic circuit such that output is high, when four	07	
		bit binary number is greater than $(0110)_2$.		
0.2	(a)	90,	02	
Q.3	(a) (b)	Design 3-bit Binary to Gray code Converter. Explain 3-bit synchronous Binary Up counter with timing diagram.	03 04	
	(U)	Explain 2-on synchronous Dinary Op counter with thining diagram.	V T	

Ų.S	(a)	Design 3-bit Binary to Gray code Converter.	US
	(b)	Explain 3-bit synchronous Binary Up counter with timing diagram.	04
	(c)	Explain T Flipflop with Excitation Table. Implement T flip flop using SR	07
		flip flop.	
		OR	
Q.3	(a)	Distinguish between combinational and Sequential logic circuits.	03
	(b)	Draw and Explain 4-bit bidirectional Shift Register.	04
	(c)	Differentiate the Asynchronous counter and Synchronous counter.	07
		Explain 3- bit up/down Asynchronous counter in detail.	
Q.4	(a)	State the advantages of Finite State Machine.	03
-	(b)	Which are the various problems of Asynchronous Circuits?	04



		OK .	
Q.4	(a)	<u> </u>	03
	(b)	Describe General State Machine Architecture with suitable diagrams.	04
	(c)	Explain the Fundamental Mode Model of ASM with Suitable example.	07
~ -			
Q.5	(a)	Compare the Following in every aspect: TTL and CMOS	03
	(b)	Explain oscillation problem of an asynchronous state machines with the	04
		help of one example.	
	(c)	Write short note on Programmable Logic Arrays	07
	(C)	OR	07
0.5	(.)		0.2
Q.5	(a)	Define following terms with respect to Finite State Machine.	03
		1. Melay machine 2. Moore machine.	
	(b)	Draw and explain the working operation of 2- INPUT TTL NAND gate.	04
	(c)	Compare ROM, PLA and PAL.	07
	` ′	****************	
		KOV CO	
		adle	
		10'0	
		1011, 70	
		downloaded from Control of Contro	